



PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Docket No: Q63936

Makoto NONAKA

Appln. No.: 09/823,752

Group Art Unit: 2815

Confirmation No.: 9106

Examiner: George C. ECKERT II

Filed: April 03, 2001

For: SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

STATEMENT UNDER 37 C.F.R. § 1.97(e)


Commissioner for Patents
Washington, D.C. 20231

Sir:

The undersigned hereby states, upon information and belief:

That each item of information contained in the Information Disclosure Statement filed concurrently herewith was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of said Information Disclosure Statement.

Respectfully submitted,


Howard L. Bernstein
Registration No. 25,665

SUGHRUE MION, PLLC
Telephone: (202) 293-7060
Facsimile: (202) 293-7860

WASHINGTON OFFICE



23373

PATENT TRADEMARK OFFICE

Date: April 21, 2003

RECEIVED
APR 21, 2003
TECHNOLOGY CENTER 2800



Ref. Q63936

1. The invention related to the following claims of this application is an invention described in the following publications, which had been distributed in Japan or abroad prior to the date of the present application, and therefore, a patent cannot be granted pursuant to Article 29, Section 1, Item 3 of the Japan Patent Law.

2. The invention related to the following claims of this application is based on inventions cited in the following publications, which had been circulated prior to this application in Japan or a foreign country. Because a person having ordinary knowledge in the technical field to which that invention belongs could have easily made the invention prior to this application, a patent cannot be granted pursuant to the stipulations of Article 29, Section 2 of the Japan Patent Law.

Note (For a list of the cited literature, see the List of Cited Literature.)

○Regarding Reason 1

Claims 1 and 2, 7 and 8: Cited Literature 1 through 3

Claims 4 and 5, 11: Cited Literature 1

Claims 9 and 10: Cited Literature 1 and 2

(Remarks)

Claims 1 and 2, 7 and 8: The “semi-custom semiconductor integrated circuit device” described in Cited Literature 1 (refer to paragraphs (0005), (0009) through (0011), and (0016)), the “semiconductor device” described in Cited Literature 2 (refer to paragraphs (0014) through (0027)), and the “semiconductor integrated circuit” described in Cited Literature 3 (refer to paragraphs (0006) through (0014), and (0018)) have the same configuration as the present invention.

Claims 4 and 5, 11: The “semi-custom semiconductor integrated circuit device” described in Cited Literature 1 (refer to paragraphs (0005), (0009) through (0011), and (0016)) has the same configuration as the present invention.

Claims 9 and 10: The “semi-custom semiconductor integrated circuit device” described in Cited Literature 1 (refer to paragraphs (0005), (0009) through (0011), and (0016)) and the “semiconductor device” described in Cited Literature 2 (refer to paragraphs (0014) through (0027)) have the same configuration as the present invention.

○Regarding Reason 2

Claims 1 and 2, 7 and 8: Cited Literature 1 through 3

Claim 3: Cited Literature 1 through 4

Claims 4 and 5, 11: Cited Literature 1

Claim 6: Cited Literature 1, 5

Claims 9 and 10: Cited Literature 1 and 2

(Remarks)

Claims 1 and 2, 7 and 8: Refer to the “semi-custom semiconductor integrated circuit device” described in Cited Literature 1 (refer to paragraphs (0005), (0009) through (0011), and (0016)), the “semiconductor device” described in Cited Literature 2 (refer to paragraphs (0014) through (0027)),

and the “semiconductor integrated circuit” described in Cited Literature 3 (refer to paragraphs (0006) through (0014), and (0018)).

Claim 3: The existence of an input/output buffer arranged below the pad as described in Cited Literature 4 is a well-known technology, and a person skilled in the art could easily conceive of the configuration of the present invention by applying said well-known technology into the devices described in Cited Literature 1 through 3 by means of an arrangement of the input/output buffer—specifically, the input/output element below the pad and the capacitor element.

Claims 4 and 5, 11: Refer to the “semi-customized semiconductor integrated circuit device” described in Cited Literature 1 (refer to paragraphs (0005), (0009) through (0011), and (0016)).


Claim 6: A capacitor element configuration comprising a comb-shaped electrode is a well-known technology as described in Cited Literature 5.

Claims 9 and 10: Refer to the “semi-customized semiconductor integrated circuit device” described in Cited Literature 1 (refer to paragraphs (0005), (0009) through (0011), and (0016)) and the “semiconductor device” described in Cited Literature 2 (refer to paragraphs (0014) through (0027)).

整理番号 74510204

発送番号 077248

発送日 平成15年 3月11日 1 / 3



拒絶理由通知書

特許出願の番号

特願2000-100732

起案日

平成15年 2月 5日

特許庁審査官

棚田 一也

9361 4L0

特許出願人代理人

岩佐 義幸 様

適用条文

第29条第1項、第29条第2項

RECEIVED
MPP 24 2003
TECHNOLOGY CENTER 2800

この出願は、次の理由によって拒絶をすべきものである。これについて意見があれば、この通知書の発送の日から60日以内に意見書を提出して下さい。

理 由

1. この出願の下記の請求項に係る発明は、その出願前日本国内又は外国において頒布された下記 of 刊行物に記載された発明であるから、特許法第29条第1項第3号に該当し、特許を受けることができない。

2. この出願の下記の請求項に係る発明は、その出願前日本国内又は外国において頒布された下記 of 刊行物に記載された発明に基いて、その出願前にその発明の属する技術の分野における通常の知識を有する者が容易に発明をすることができたものであるから、特許法第29条第2項の規定により特許を受けることができない。

記 (引用文献等については引用文献等一覧参照)

○理由1について

請求項1～2, 7～8: 引用文献No. 1～3

請求項4～5, 11: 引用文献No. 1

請求項9～10: 引用文献No. 1～2

(備考)

請求項1～2, 7～8; 引用文献1 (【0005】、【0009】～【0011】、【0016】段落参照) に記載の「セミカスタム半導体集積回路装置」、引用文献2 (【0014】～【0027】段落参照) に記載の「半導体装置」、引用文献3 (【0006】～【0014】、【0018】段落参照) に記載の「半導体集積回路」は、本発明と同一の構成を有する。

請求項4～5, 11; 引用文献1 (【0005】、【0009】～【0011】、【0016】段落参照) に記載の「セミカスタム半導体集積回路装置」は本発明と同一の構成を有する。

請求項9～10; 引用文献1 (【0005】、【0009】～【0011】、

【0016】段落参照)に記載の「セミカスタム半導体集積回路装置」、引用文献2(【0014】～【0027】段落参照)に記載の「半導体装置」は、本発明と同一の構成を有する。

○理由2について

請求項1～2, 7～8: 引用文献No. 1～3

請求項3: 引用文献No. 1～4

請求項4～5, 11: 引用文献No. 1

請求項6: 引用文献No. 1, 5

請求項9～10: 引用文献No. 1～2

(備考)

請求項1～2, 7～8; 引用文献1(【0005】、【0009】～【0011】、【0016】段落参照)に記載の「セミカスタム半導体集積回路装置」、引用文献2(【0014】～【0027】段落参照)に記載の「半導体装置」、引用文献3(【0006】～【0014】、【0018】段落参照)に記載の「半導体集積回路」を参照されたい。

請求項3; 引用文献4に記載されているように、パッド下に入出力バッファを配置することは周知技術であり、引用文献1乃至3に記載のものにおいても該周知技術を採用し、パッドと容量素子の下に入出力バッファすなわち入出力素子を配置し、本発明を構成することは当業者が容易に相当し得たことである。

請求項4～5, 11; 引用文献1(【0005】、【0009】～【0011】、【0016】段落参照)に記載の「セミカスタム半導体集積回路装置」を参照されたい。

請求項6; 引用文献5に記載されているように、くし形電極からなる容量素子構造は周知技術である。

請求項9～10; 引用文献1(【0005】、【0009】～【0011】、【0016】段落参照)に記載の「セミカスタム半導体集積回路装置」、引用文献2(【0014】～【0027】段落参照)に記載の「半導体装置」を参照されたい。

引用文献等一覧

1. 特開平09-307067号公報
2. 特開平10-313095号公報
3. 特開平11-307724号公報
4. 特開平01-109746号公報
5. 特開昭61-263251号公報

先行技術文献調査結果の記録

・調査した分野 I P C 第7版

発送番号 077248

発送日 平成15年 3月11日 3 / 3

H01L21/822

H01L27/04

この先行技術文献調査結果の記録は、拒絶理由を構成するものではない。